Reduced-order switched UIO design for switched discrete-time descriptor systems (Q1730343)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Reduced-order switched UIO design for switched discrete-time descriptor systems |
scientific article; zbMATH DE number 7032460
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Reduced-order switched UIO design for switched discrete-time descriptor systems |
scientific article; zbMATH DE number 7032460 |
Statements
Reduced-order switched UIO design for switched discrete-time descriptor systems (English)
0 references
6 March 2019
0 references
switched descriptor systems
0 references
average dwell time (ADT)
0 references
unknown input observer (UIO)
0 references
unknown input reconstruction
0 references
0 references
0 references
0 references
0 references
0 references
0 references
0 references
0.8746223
0 references
0.8602702
0 references
0.8521123
0 references
0.8412745
0 references
0.8372289
0 references
0.8309157
0 references
0.82969356
0 references
0.8293704
0 references
0.82920885
0 references
