Schedulability-driven communication synthesis for time triggered embedded systems (Q1770588)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Schedulability-driven communication synthesis for time triggered embedded systems |
scientific article; zbMATH DE number 2153425
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Schedulability-driven communication synthesis for time triggered embedded systems |
scientific article; zbMATH DE number 2153425 |
Statements
Schedulability-driven communication synthesis for time triggered embedded systems (English)
0 references
7 April 2005
0 references
hard real-time systems
0 references
distributed embedded systems
0 references
time-triggered protocol
0 references
schedulability analysis
0 references
bus access optimization
0 references
0.7586227655410767
0 references
0.7581860423088074
0 references
0.722425103187561
0 references
