Implementation of the SHA-2 hash family standard using FPGAs (Q1777614)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Implementation of the SHA-2 hash family standard using FPGAs |
scientific article; zbMATH DE number 2171473
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Implementation of the SHA-2 hash family standard using FPGAs |
scientific article; zbMATH DE number 2171473 |
Statements
Implementation of the SHA-2 hash family standard using FPGAs (English)
0 references
24 May 2005
0 references
cryptographic algorithms
0 references
0.8567603826522827
0 references
0.8520440459251404
0 references
0.7790572047233582
0 references
