QRL: a high performance quadruple-rail logic for resisting DPA on FPGA implementations (Q2801768)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: QRL: a high performance quadruple-rail logic for resisting DPA on FPGA implementations |
scientific article; zbMATH DE number 6572049
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | QRL: a high performance quadruple-rail logic for resisting DPA on FPGA implementations |
scientific article; zbMATH DE number 6572049 |
Statements
QRL: A High Performance Quadruple-Rail Logic for Resisting DPA on FPGA Implementations (English)
0 references
21 April 2016
0 references
FPGA
0 references
power analysis
0 references
dual-rail precharge logic (DPL)
0 references
high performance
0 references
quadruple-rail
0 references
0 references
0.8013654351234436
0 references
0.7746584415435791
0 references
0.7563262581825256
0 references
0.7525221705436707
0 references
0.7497141361236572
0 references
