Influence of the driver and active load threshold voltage in design of pseudo-NMOS logic (Q3112232)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Influence of the driver and active load threshold voltage in design of pseudo-NMOS logic |
scientific article; zbMATH DE number 5997393
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Influence of the driver and active load threshold voltage in design of pseudo-NMOS logic |
scientific article; zbMATH DE number 5997393 |
Statements
13 January 2012
0 references
threshold voltage
0 references
driver transistor
0 references
active load
0 references
pseudo-NMOS inverter
0 references
voltage level
0 references
low output level
0 references
VTC
0 references
static current
0 references
fan-in
0 references
noise margin
0 references
0.6241340637207031
0 references
