The VLSI Implementation of a Reed—Solomon Encoder Using Berlekamp's Bit-Serial Multiplier Algorithm (Q3337374)
From MaRDI portal
!
This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use the normal view instead:
scientific article; zbMATH DE number 3869217
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | The VLSI Implementation of a Reed—Solomon Encoder Using Berlekamp's Bit-Serial Multiplier Algorithm |
scientific article; zbMATH DE number 3869217 |
Statements
The VLSI Implementation of a Reed—Solomon Encoder Using Berlekamp's Bit-Serial Multiplier Algorithm (English)
0 references
1984
0 references
Berlekamp's bit-serial multiplier
0 references
dual basis
0 references
Reed-Solomon code
0 references
VLSI
0 references
0.8063334822654724
0 references
0.798858106136322
0 references
0.7929047346115112
0 references
0.7813602685928345
0 references
0.7771480679512024
0 references
