Memory arbiter synthesis and verification for a radar memory interface card (Q3370733)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Memory arbiter synthesis and verification for a radar memory interface card |
scientific article; zbMATH DE number 5004758
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Memory arbiter synthesis and verification for a radar memory interface card |
scientific article; zbMATH DE number 5004758 |
Statements
8 February 2006
0 references
formal analysis
0 references
bit-state hashing
0 references
guided model checking
0 references
0.6842002868652344
0 references
0.6785945296287537
0 references
0.6677500009536743
0 references
0.6459718942642212
0 references
