Maximal strips data structure to represent free space on partially reconfigurable FPGAs (Q3399241)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Maximal strips data structure to represent free space on partially reconfigurable FPGAs |
scientific article; zbMATH DE number 5609459
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Maximal strips data structure to represent free space on partially reconfigurable FPGAs |
scientific article; zbMATH DE number 5609459 |
Statements
Maximal strips data structure to represent free space on partially reconfigurable FPGAs (English)
0 references
29 September 2009
0 references
online scheduling
0 references
real time
0 references
reconfigurable architecture
0 references
task placement
0 references
free space data structure
0 references
0.7958509
0 references
