Byte access method for wide data bus memory based on FPGA (Q3406934)
From MaRDI portal
!
This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use the normal view instead:
scientific article; zbMATH DE number 5673798
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Byte access method for wide data bus memory based on FPGA |
scientific article; zbMATH DE number 5673798 |
Statements
Byte access method for wide data bus memory based on FPGA (English)
0 references
20 February 2010
0 references
SDRAM
0 references
memory controller
0 references
byte alignment
0 references
field programmable gate array (FPGA)
0 references
0.7737607
0 references