Parallel multipliers with NOR gates based on G-minimum adders (Q3676064)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Parallel multipliers with NOR gates based on G-minimum adders |
scientific article; zbMATH DE number 3896835
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Parallel multipliers with NOR gates based on G-minimum adders |
scientific article; zbMATH DE number 3896835 |
Statements
Parallel multipliers with NOR gates based on G-minimum adders (English)
0 references
1984
0 references
logic design
0 references
NOR gates
0 references
parallel multipliers
0 references
0.8200774788856506
0 references
0.7424816489219666
0 references
0.7343607544898987
0 references
0.7335787415504456
0 references
0.7242573499679565
0 references
