An Array Layout Methodology for VLSI Circuits (Q3743256)

From MaRDI portal
scientific article
Language Label Description Also known as
English
An Array Layout Methodology for VLSI Circuits
scientific article

    Statements

    An Array Layout Methodology for VLSI Circuits (English)
    0 references
    0 references
    1986
    0 references
    area-efficient layouts
    0 references
    integrated circuit layout
    0 references
    layout complexity
    0 references
    minimum spanning tree
    0 references
    tree networks
    0 references
    VLSI design
    0 references
    layout slices
    0 references
    Algorithms for optimal array realization
    0 references

    Identifiers