A BDD-based verification method for large synthesized circuits (Q3840902)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: A BDD-based verification method for large synthesized circuits |
scientific article; zbMATH DE number 1190108
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | A BDD-based verification method for large synthesized circuits |
scientific article; zbMATH DE number 1190108 |
Statements
A BDD-based verification method for large synthesized circuits (English)
0 references
13 August 1998
0 references
formal verification
0 references
equivalence checking
0 references
binary decision diagrams
0 references
logic synthesis
0 references
structural similarity
0 references
0.7651003003120422
0 references
