Understanding retiming through maximum average-delay cycles (Q4277377)

From MaRDI portal
scientific article; zbMATH DE number 495450
Language Label Description Also known as
English
Understanding retiming through maximum average-delay cycles
scientific article; zbMATH DE number 495450

    Statements

    Understanding retiming through maximum average-delay cycles (English)
    0 references
    0 references
    31 October 1994
    0 references
    0 references
    0 references
    0 references
    0 references
    synchronous circuit
    0 references
    minimum clock period
    0 references
    unit-delay circuitry
    0 references
    combinational circuitry
    0 references