Fast Parallel-Prefix Architectures for Modulo 2n-1 Addition with a Single Representation of Zero (Q4564236)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Fast Parallel-Prefix Architectures for Modulo 2n-1 Addition with a Single Representation of Zero |
scientific article; zbMATH DE number 6885895
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Fast Parallel-Prefix Architectures for Modulo 2n-1 Addition with a Single Representation of Zero |
scientific article; zbMATH DE number 6885895 |
Statements
Fast Parallel-Prefix Architectures for Modulo 2n-1 Addition with a Single Representation of Zero (English)
0 references
12 June 2018
0 references
