A formal verification method of error correction code processors over Galois-field arithmetic (Q4583845)
From MaRDI portal
!
This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use the normal view instead:
scientific article; zbMATH DE number 6930546
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | A formal verification method of error correction code processors over Galois-field arithmetic |
scientific article; zbMATH DE number 6930546 |
Statements
3 September 2018
0 references
formal verification
0 references
design methodology for arithmetic circuits
0 references
Galois field
0 references
Reed-Solomon code
0 references
computer algebra
0 references
predicate logic
0 references
0.8299600481987
0 references
0.825939953327179
0 references
0.8212965130805969
0 references
0.7232987284660339
0 references
