Formal Verification of Simulink/Stateflow Diagrams (Q4600381)
From MaRDI portal
!
This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use the normal view instead:
scientific article; zbMATH DE number 6823169
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Formal Verification of Simulink/Stateflow Diagrams |
scientific article; zbMATH DE number 6823169 |
Statements
Formal Verification of Simulink/Stateflow Diagrams (English)
0 references
8 January 2018
0 references
Simulink
0 references
Stateflow
0 references
model checking
0 references
system verification
0 references
Hoare logic
0 references
communicating processes
0 references
unifying theories of programming
0 references
program invariant
0 references
embedded systems
0 references
continuous-time systems
0 references
0.9778751
0 references
0.92106044
0 references
0.8824158
0 references
