Bounded depth circuits with weighted symmetric gates: satisfiability, lower bounds and compression (Q4608645)
From MaRDI portal
!
This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use the normal view instead:
scientific article; zbMATH DE number 6851915
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Bounded depth circuits with weighted symmetric gates: satisfiability, lower bounds and compression |
scientific article; zbMATH DE number 6851915 |
Statements
21 March 2018
0 references
exponential time algorithm
0 references
circuit complexity
0 references
circuit minimization
0 references
maximum satisfiability
0 references
Bounded Depth Circuits with Weighted Symmetric Gates: Satisfiability, Lower Bounds and Compression (English)
0 references
0.9893084764480592
0 references
0.7863190770149231
0 references
0.7843960523605347
0 references
0.7797067165374756
0 references
0.7769250273704529
0 references
