Describing the FPGA-based hardware architecture of systemic computation (HAoS) (Q4610044)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Describing the FPGA-based hardware architecture of systemic computation (HAoS) |
scientific article; zbMATH DE number 6856241
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Describing the FPGA-based hardware architecture of systemic computation (HAoS) |
scientific article; zbMATH DE number 6856241 |
Statements
5 April 2018
0 references
systemic computation
0 references
FPGA
0 references
parallel architecture
0 references
non-conventional computer architecture
0 references
content-addressable memory
0 references
natural computation
0 references
CPU-FPFA communication
0 references
0.6885814070701599
0 references
0.6794259548187256
0 references
0.6764167547225952
0 references
