A clock and data recovery circuit with programmable multi-level phase detector characteristics and a built-in jitter monitor (Q5007826)

From MaRDI portal
scientific article; zbMATH DE number 7385751
Language Label Description Also known as
English
A clock and data recovery circuit with programmable multi-level phase detector characteristics and a built-in jitter monitor
scientific article; zbMATH DE number 7385751

    Statements

    A clock and data recovery circuit with programmable multi-level phase detector characteristics and a built-in jitter monitor (English)
    0 references
    0 references
    0 references
    0 references
    26 August 2021
    0 references

    Identifiers