Exploiting multi-core architectures for reduced-variance estimation with intractable likelihoods (Q516453)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Exploiting multi-core architectures for reduced-variance estimation with intractable likelihoods |
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Exploiting multi-core architectures for reduced-variance estimation with intractable likelihoods |
scientific article |
Statements
Exploiting multi-core architectures for reduced-variance estimation with intractable likelihoods (English)
0 references
14 March 2017
0 references
control variates
0 references
MCMC
0 references
parallel computing
0 references
zero variance
0 references
0 references
0 references
0 references
0 references
0 references
0.8465417
0 references
0.84165174
0 references
0.8361069
0 references
0.8284793
0 references
0.82797575
0 references
0.8268952
0 references
