Design of multiple-valued arithmetic circuits using counter tree diagrams (Q5446296)
From MaRDI portal
!
This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use the normal view instead:
scientific article; zbMATH DE number 5244188
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Design of multiple-valued arithmetic circuits using counter tree diagrams |
scientific article; zbMATH DE number 5244188 |
Statements
6 March 2008
0 references
multiple-valued logic
0 references
arithmetic circuits
0 references
circuit optimization
0 references
redundant number systems
0 references
adders
0 references
current mode logic
0 references
0.7328639626502991
0 references
0.7262385487556458
0 references
0.7118499279022217
0 references
