Analysis and synthesis of controlled delay lines for fast digital devices (Q5897030)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Analysis and synthesis of controlled delay lines for fast digital devices |
scientific article; zbMATH DE number 5666556
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Analysis and synthesis of controlled delay lines for fast digital devices |
scientific article; zbMATH DE number 5666556 |
Statements
Analysis and synthesis of controlled delay lines for fast digital devices (English)
0 references
5 February 2010
0 references
0.8751964569091797
0 references
0.7685977816581726
0 references
0.7584670782089233
0 references
0.7110427618026733
0 references
0.6952196359634399
0 references
