A single clocked adiabatic static logic -- a proposal for digital low power applications (Q5938754)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: A single clocked adiabatic static logic -- a proposal for digital low power applications |
scientific article; zbMATH DE number 1630335
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | A single clocked adiabatic static logic -- a proposal for digital low power applications |
scientific article; zbMATH DE number 1630335 |
Statements
A single clocked adiabatic static logic -- a proposal for digital low power applications (English)
0 references
1 October 2001
0 references
sinusoidal power source
0 references
charge recycling
0 references
non-existing DC-path
0 references
load capacitance
0 references
LC-oscillator
0 references
0.87797034
0 references
0.8421407
0 references
0.8406179
0 references
0.84021854
0 references
