Maximum mean weight cycle in a digraph and minimizing cycle time of a logic chip (Q697566)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Maximum mean weight cycle in a digraph and minimizing cycle time of a logic chip |
scientific article; zbMATH DE number 1801730
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Maximum mean weight cycle in a digraph and minimizing cycle time of a logic chip |
scientific article; zbMATH DE number 1801730 |
Statements
Maximum mean weight cycle in a digraph and minimizing cycle time of a logic chip (English)
0 references
17 September 2002
0 references
0.7758049964904785
0 references
0.7586304545402527
0 references
0.7580052018165588
0 references
0.7559160590171814
0 references
0.7470351457595825
0 references
