FPGA architecture and implementation of sparse matrix-vector multiplication for the finite element method (Q710265)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: FPGA architecture and implementation of sparse matrix-vector multiplication for the finite element method |
scientific article; zbMATH DE number 5801828
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | FPGA architecture and implementation of sparse matrix-vector multiplication for the finite element method |
scientific article; zbMATH DE number 5801828 |
Statements
FPGA architecture and implementation of sparse matrix-vector multiplication for the finite element method (English)
0 references
18 October 2010
0 references
FPGA
0 references
FEM
0 references
0.7792835831642151
0 references
0.7497273087501526
0 references
0.7328258752822876
0 references
0.7232334613800049
0 references
0.7194361090660095
0 references
