Design constraints for third-order PLL nodes in master-slave clock distribution networks (Q720170)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Design constraints for third-order PLL nodes in master-slave clock distribution networks |
scientific article; zbMATH DE number 5958039
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Design constraints for third-order PLL nodes in master-slave clock distribution networks |
scientific article; zbMATH DE number 5958039 |
Statements
Design constraints for third-order PLL nodes in master-slave clock distribution networks (English)
0 references
13 October 2011
0 references
phase-locked loop
0 references
second-order filter
0 references
synchronization
0 references
stability
0 references
0 references
0.8892499804496765
0 references
0.7927408218383789
0 references
0.7799262404441833
0 references
0.7636998891830444
0 references
0.7517567873001099
0 references
