A formal approach to designing delay-insensitive circuits (Q808286)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: A formal approach to designing delay-insensitive circuits |
scientific article; zbMATH DE number 4209630
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | A formal approach to designing delay-insensitive circuits |
scientific article; zbMATH DE number 4209630 |
Statements
A formal approach to designing delay-insensitive circuits (English)
0 references
1991
0 references
asynchronous circuit
0 references
trace semantics
0 references
regular expressions
0 references
delay- insensitive circuits
0 references
communication behavior
0 references
0.8378024101257324
0 references
