Optimization of a logic circuit implementing a Moore automaton in CPLD basis (Q844376)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Optimization of a logic circuit implementing a Moore automaton in CPLD basis |
scientific article; zbMATH DE number 5660058
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Optimization of a logic circuit implementing a Moore automaton in CPLD basis |
scientific article; zbMATH DE number 5660058 |
Statements
Optimization of a logic circuit implementing a Moore automaton in CPLD basis (English)
0 references
19 January 2010
0 references
Moore automaton
0 references
CPLD
0 references
PAL macrocell
0 references
pseudoequivalent state
0 references
synthesis
0 references
logic circuit
0 references
0.91338944
0 references
0.86811435
0 references
0.83067703
0 references
0.8244058
0 references
