A framework for verifying bit-level pipelined machines based on automated deduction and decision procedures (Q877828)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: A framework for verifying bit-level pipelined machines based on automated deduction and decision procedures |
scientific article; zbMATH DE number 5149171
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | A framework for verifying bit-level pipelined machines based on automated deduction and decision procedures |
scientific article; zbMATH DE number 5149171 |
Statements
A framework for verifying bit-level pipelined machines based on automated deduction and decision procedures (English)
0 references
3 May 2007
0 references
term-level pipelined machine models
0 references
0 references
0.782039999961853
0 references
0.7466548085212708
0 references
0.721736490726471
0 references
0.7193588018417358
0 references
