VLSI implementation of area-efficient truncated modified booth multiplier for signal processing applications (Q900586)
From MaRDI portal
!
WARNING
This is the item page for this Wikibase entity, intended for internal use and editing purposes.
Please use the normal view instead:
scientific article; zbMATH DE number 6523488
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | VLSI implementation of area-efficient truncated modified booth multiplier for signal processing applications |
scientific article; zbMATH DE number 6523488 |
Statements
VLSI implementation of area-efficient truncated modified booth multiplier for signal processing applications (English)
0 references
22 December 2015
0 references
absolute error
0 references
tree reduction
0 references
truncated multiplier
0 references
signal processing
0 references
least significant bit (LSB)
0 references
0.8867569
0 references
0.8442584
0 references
0.84278876
0 references
0.8367846
0 references
0.83551645
0 references
0.83258355
0 references
