Iterative Gain Enhancement in an Algorithmic ADC

DOI10.1109/TCSI.2016.2528081MaRDI QIDQ5007280zbMATH OpenOpenAlexFDO

Authors Timothy A. Monk, Paul J. Hurst, Stephen Lewis

Publication date 26 August 2021

Published in IEEE Transactions on Circuits and Systems I: Regular Papers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/tcsi.2016.2528081

Mathematics Subject Classification ID

Analytic circuit theory (94C05)

Cited in

(2)

• A Multi-Bit Incremental ADC Based on Successive Approximation for Low Noise and High Resolution Column-Parallel Readout Circuits
• Generalized asynchronous time interleaved (G-ATI) sampling structure for ultra-wideband signal

This page was built for publication: Iterative Gain Enhancement in an Algorithmic ADC

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5007280)