Lazy simulation of digital logic

DOI10.1016/0010-4485(91)90049-3MaRDI QIDQ1181977zbMATH OpenOpenAlexFDO

Authors S. Singh, C. C. Charlton, Paul H. Leng, D. Jackson

Publication date 27 June 1992

Published in CAD. Computer-Aided Design (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/0010-4485(91)90049-3

zbMATH Keywords

circuit designdigital-logic systemsfunctional programminglazy evaluationsoftware simulators

Mathematics Subject Classification ID

Theory of software (68N99) Computer science aspects of computer-aided design (68U07)

Recommendations

• Publication:4721964
• Basic algorithms and peculiarities of program implementation of hierarchical compilative simulator
• A methodology for hardware verification based on logic simulation
• On an approach to logical simulation bidirectional circuits
• An evaluation of the Chandy-Misra-Bryant algorithm for digital logic simulation

Cited in

(8)

• Using lazy evaluation to simulate realistic-size repertoires in models of the immune system
• Multiprocessor simulation strategies with optimal speed-up
• Asynchronous simulation of CMOS structures at switch level by logical programming
• Basic algorithms and peculiarities of program implementation of hierarchical compilative simulator
• On an approach to logical simulation bidirectional circuits
• scientific article; zbMATH DE number 4162324 (Why is no real title available?)
• Improved functional simulation of dynamically reconfigurable logic
• scientific article; zbMATH DE number 3993458 (Why is no real title available?)

This page was built for publication: Lazy simulation of digital logic

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1181977)