Linear Time-Variant Modeling and Analysis of All-Digital Phase-Locked Loops

DOI10.1109/TCSI.2012.2189061MaRDI QIDQ5010427zbMATH OpenOpenAlexFDO

Authors Ioannis L. Syllaios, Poras T. Balsara

Publication date 26 August 2021

Published in IEEE Transactions on Circuits and Systems I: Regular Papers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/tcsi.2012.2189061

Mathematics Subject Classification ID

Analytic circuit theory (94C05)

Cited in

(2)

• PPV-Based Modeling and Event-Driven Simulation of Injection-Locked Oscillators in SystemVerilog
• A Frequency-Based Model for Limit Cycle and Spur Predictions in Bang-Bang All Digital PLL

This page was built for publication: Linear Time-Variant Modeling and Analysis of All-Digital Phase-Locked Loops

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5010427)