Load-balancing data prefetching techniques

DOI10.1016/S0167-739X(00)00056-XMaRDI QIDQ4538496zbMATH OpenFDO

Authors Chihung Chi, Junli Yuan

Publication date 14 July 2002

Published in Future Generation Computer Systems (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/S0167-739X(00)00056-X

zbMATH Keywords

cacheload-balancingmemoryprefetch bufferprefetching

Mathematics Subject Classification ID

Performance evaluation, queueing, and scheduling in the context of computer systems (68M20)

Recommendations

• Effective hardware-based data prefetching for high-performance processors
• scientific article; zbMATH DE number 1753943
• scientific article; zbMATH DE number 2090622
• Compiler controlled prefetching for multiprocessors using low-overhead traps and prefetch engines
• Near-Optimal Parallel Prefetching and Caching

Cited in

(8)

• Dynamic memory instruction bypassing
• Using the first-level caches as filters to reduce the pollution caused by speculative memory references
• Effective hardware-based data prefetching for high-performance processors
• scientific article; zbMATH DE number 1753943 (Why is no real title available?)
• scientific article; zbMATH DE number 1756110 (Why is no real title available?)
• scientific article; zbMATH DE number 2087757 (Why is no real title available?)
• scientific article; zbMATH DE number 2090622 (Why is no real title available?)
• Minimizing average schedule length under memory constraints by optimal partitioning and prefetching

This page was built for publication: Load-balancing data prefetching techniques

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4538496)