Machine assisted proof of ARMv7 instruction level isolation properties
From MaRDI portal
Recommendations
Cited in
(7)- An Isabelle/HOL formalisation of the SPARC instruction set architecture and the TSO memory model
- System-level non-interference of constant-time cryptography. I: Model
- Formally verified implementation of an idealized model of virtualization
- AUSPICE-R: automatic safety-property proofs for realistic features in machine code
- Hoare Logic for ARM Machine Code
- Formalizing SPARCv8 instruction set architecture in Coq
- A trustworthy monadic formalization of the ARMv7 instruction set architecture
This page was built for publication: Machine assisted proof of ARMv7 instruction level isolation properties
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2938055)