Multi-Channel Architecture-Based FTL for Reliable and High-Performance SSD

DOI10.1109/TC.2013.169MaRDI QIDQ5267332zbMATH OpenOpenAlexFDO

Authors Jen-Wei Hsieh, Han-Yi Lin, Dong-Lin Yang

Publication date 20 June 2017

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/tc.2013.169

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07)

Cited in

(4)

• High-Performance and Lightweight Transaction Support in Flash-Based SSDs
• Chip-Level RAID with Flexible Stripe Size and Parity Placement for Enhanced SSD Reliability
• Joint Decoder Design for SSDs
• On the extra edge-connectivity of hypercubes

This page was built for publication: Multi-Channel Architecture-Based FTL for Reliable and High-Performance SSD

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5267332)