Negation-Limited Inverters of Linear Size

DOI10.1007/978-3-540-92182-0_54MaRDI QIDQ3596755zbMATH OpenOpenAlexFDO

Authors Hiroki Morizumi, Genki Suzuki

Publication date 29 January 2009

Published in Algorithms and Computation (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/978-3-540-92182-0_54

Mathematics Subject Classification ID

Analysis of algorithms and problem complexity (68Q25)

Recommendations

• scientific article; zbMATH DE number 1379306
• Publication:4503971
• Negation-limited complexity of parity and inverters
• Negation-Limited Complexity of Parity and Inverters
• Linear-Size Log-Depth Negation-Limited Inverter for k-Tonic Binary Sequences
• Linear-size log-depth negation-limited inverter for \(k\)-tonic binary sequences
• Limiting Negations in Constant Depth Circuits
• Limiting negations in non-deterministic circuits
• scientific article; zbMATH DE number 820510
• On the circuit-size of inverses

Cited in

(8)

• Linear-size log-depth negation-limited inverter for \(k\)-tonic binary sequences
• The minimum number of negations in circuits for systems of multi-valued functions
• Inverter-Minimum Networks
• scientific article; zbMATH DE number 1507247 (Why is no real title available?)
• ON THE COMPLEXITY OF CIRCUITS IN BASES CONTAINING MONOTONE ELEMENTS WITH ZERO WEIGHTS
• Negation-Limited Complexity of Parity and Inverters
• A curious new result in switching theory
• Limiting negations in non-deterministic circuits

This page was built for publication: Negation-Limited Inverters of Linear Size

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3596755)