Noise analysis and optimization of programmable gain amplifier with DC offset cancelation

DOI10.1007/S00034-015-0093-6MaRDI QIDQ308054zbMATH OpenOpenAlexFDO

Authors Li Ma, Zhigong Wang, Jian Xu, Rong Wang, Najam Muhammad Amin

Publication date 5 September 2016

Published in Circuits, Systems, and Signal Processing (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/s00034-015-0093-6

zbMATH Keywords

DCOCnoise analysisnoise optimizationPGA

Mathematics Subject Classification ID

Applications of design theory to circuits and networks (94C30)

Recommendations

• On the Noise Optimization of CMOS Common-Source Low-Noise Amplifiers
• Multi-objective low-noise amplifier optimization using analytical model and genetic computation
• Inductorless Wideband CMOS Low-Noise Amplifiers Using Noise-Canceling Technique
• Analysis and design of common‐gate low‐noise amplifier for wideband applications
• Analysis and optimization of a novel biasing for constant-gain CMOS open-loop amplifiers
• Settling Time and Noise Optimization of a Three-Stage Operational Transconductance Amplifier
• Noise Reduction Technique Through Bandwidth Switching for Switched-Capacitor Amplifier

Cited in

(6)

• A new dynamic latch offset measurement technique for offset cancellation
• Deterministic noise amplifiers
• A Love Affair Between Bias Amplifiers and Broken Noise Sources
• AC-boosting frequency compensation with double pole-zero cancellation for multistage amplifiers
• Using MOS current dividers for linearization of programmable gain amplifiers
• Analysis and optimization of a novel biasing for constant-gain CMOS open-loop amplifiers

This page was built for publication: Noise analysis and optimization of programmable gain amplifier with DC offset cancelation

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q308054)