On Checking an Adder

DOI10.1147/RD.22.0166MaRDI QIDQ5720471zbMATH OpenOpenAlexWikidataFDO

Authors W. Wesley Peterson

Publication date 1958

Published in IBM Journal of Research and Development (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1147/rd.22.0166

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07) Fault detection; testing in circuits and networks (94C12)

Recommendations

• Error Correction in Adders using Systematic Subcodes
• Synthesis of self-checking checkers for codes with addition
• scientific article; zbMATH DE number 3976938
• Checking of combinational circuits basing on modification sum codes
• On Codes for Checking Logical Operations

Cited in

(4)

• Invited paper t-Symmetric and d-unidirectional (d > t) error-detecting cyclic AN arithmetic codes
• scientific article; zbMATH DE number 1543063 (Why is no real title available?)
• An intelligent VCR addition computing without both of overflowing and perturbation motion
• Error Correction in Adders using Systematic Subcodes

This page was built for publication: On Checking an Adder

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5720471)