Performance estimation for an EDA tool-based HW/SW co-verification environment

DOI10.1108/03321641011014779MaRDI QIDQ3559700zbMATH OpenOpenAlexFDO

Authors

Publication date 7 May 2010

Published in COMPEL: The International Journal for Computation and Mathematics in Electrical and Electronic Engineering (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1108/03321641011014779

zbMATH Keywords

computer hardwarecomputer softwaremicroprocessor chipssystems analysis

Mathematics Subject Classification ID

Software, source code, etc. for problems pertaining to optics and electromagnetic theory (78-04)

Recommendations

• Hardware/Software Co-Verification: Models and Methods
• Formal Methods for Hardware Verification
• System-on-a-chip verification. Methodology and techniques
• scientific article; zbMATH DE number 1941153
• Processor and system-on-chip simulation

Cited in

(1)

• Hardware/Software Co-Verification: Models and Methods

This page was built for publication: Performance estimation for an EDA tool-based HW/SW co-verification environment

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3559700)