Thomas Eisenbarth

Available identifiers

Publication	Date of Publication	Type
Combined fault and leakage resilience: composability, constructions and compiler	2024-02-02	Paper
Subversion-resilient authenticated encryption without random oracles	2023-11-10	Paper
Differential power analysis of the Picnic signature scheme	2022-03-22	Paper
Lightweight Side Channel Resistance: Threshold Implementations of S<sc>imon</sc>	2017-07-27	Paper
A Tale of Two Shares: Why Two-Share Threshold Implementation Seems Worthwhile—and Why It Is Not	2017-02-01	Paper
Masking Large Keys in Hardware: A Masked Implementation of McEliece	2016-05-19	Paper
Near Collision Side Channel Attacks	2016-05-19	Paper
Differential Power Analysis of a McEliece Cryptosystem	2016-03-10	Paper
Faster Hash-Based Signatures with Bounded Leakage	2015-10-01	Paper
On the security margin of MAC striping	2015-07-15	Paper
A Performance Boost for Hash-Based Signatures	2013-12-10	Paper
Compact Implementation and Performance Evaluation of Block Ciphers in ATtiny Devices	2012-07-23	Paper
Correlation-Enhanced Power Analysis Collision Attack	2010-08-17	Paper
Differential Cache-Collision Timing Attacks on AES with Applications to Embedded CPUs	2010-03-16	Paper
MicroEliece: McEliece for Embedded Devices	2009-11-10	Paper
On the Power of Power Analysis in the Real World: A Complete Break of the KeeLoq Code Hopping Scheme	2009-02-10	Paper
https://portal.mardi4nfdi.de/entity/Q4808789	2004-08-12	Paper

This page was built for person: Thomas Eisenbarth