Mohammed Benaissa
From MaRDI portal
Person:2218944
List of research outcomes
This list is not complete and representing at the moment only items from zbMATH Open and arXiv. We are working on additional sources - please check back here soon!
| Publication | Date of Publication | Type |
|---|---|---|
| Accelerating integer based fully homomorphic encryption using frequency domain multiplication | 2021-01-18 | Paper |
| Fast Parallel-Prefix Architectures for Modulo 2n-1 Addition with a Single Representation of Zero IEEE Transactions on Computers | 2018-06-12 | Paper |
| Fast Modulo 2^{n} - (2^{n - 2} + 1) Addition: A New Class of Adder for RNS IEEE Transactions on Computers | 2018-06-12 | Paper |
| Efficient time-area scalable ECC processor using \(\mu\)-coding technique Arithmetic of Finite Fields | 2010-07-20 | Paper |
| AES on FPGA from the Fastest to the Smallest Cryptographic Hardware and Embedded Systems – CHES 2005 | 2008-08-29 | Paper |
Research outcomes over time
This page was built for person: Mohammed Benaissa
