Laurent Sauvage

Available identifiers

zbMath Open sauvage.laurent.1MaRDI QIDQ2327170

List of research outcomes

Publication	Date of Publication	Type
Cache-timing attacks still threaten IoT devices	2019-10-14	Paper
Security Evaluation of WDDL and SecLib Countermeasures against Power Attacks	2017-08-08	Paper
Evaluation of Power Constant Dual-Rail Logics Countermeasures against DPA with Design Time Security Metrics	2017-07-27	Paper
Defeating any secret cryptography with SCARE attacks	2010-08-31	Paper
Unrolling cryptographic circuits: a simple countermeasure against side-channel attacks	2010-03-16	Paper

Research outcomes over time

This page was built for person: Laurent Sauvage