Jia-Lang Lin
From MaRDI portal
Person:3840918
List of research outcomes
This list is not complete and representing at the moment only items from zbMATH Open and arXiv. We are working on additional sources - please check back here soon!
| Publication | Date of Publication | Type |
|---|---|---|
| VLSI architecture and implementation for FS1016 CELP decoder with reduced power and memory requirements Integration | 1998-08-13 | Paper |
Research outcomes over time
This page was built for person: Jia-Lang Lin
