P. V. Ananda Mohan

From MaRDI portal
Person:427736



List of research outcomes

This list is not complete and representing at the moment only items from zbMATH Open and arXiv. We are working on additional sources - please check back here soon!

PublicationDate of PublicationType
Comments on “Avoiding the Gain-Bandwidth Trade Off in Feedback Amplifiers”
IEEE Transactions on Circuits and Systems I: Regular Papers
2021-08-26Paper
Reverse converters for the moduli set \(\{2^n, 2^{n-1}-1,2^{n}-1, 2^{n+1}-1\}\) (\(n\) even)
Circuits, Systems, and Signal Processing
2019-11-08Paper
RNS-to-Binary Converters for Two Four-Moduli Sets <formula formulatype="inline"><tex>$\{2^{n}-1,2^{n},2^{n}+1,2^{{n}+1}-1\}$</tex></formula> and <formula formulatype="inline"><tex>$\{2^{n}-1,2^{n},2^{n}+1,2^{{n}+1}+1\}$</tex></formula>
IEEE Transactions on Circuits and Systems I: Regular Papers
2017-11-20Paper
Reverse conversion using core function, CRT and mixed radix conversion
Circuits, Systems, and Signal Processing
2017-09-25Paper
Residue number systems. Theory and applications2016-06-22Paper
VLSI analog filters. Active RC, OTA-C, and SC
Modeling and Simulation in Science, Engineering and Technology
2012-06-15Paper
Sensitivity analysis of third and fourth-order filters
Circuits, Systems, and Signal Processing
2010-10-06Paper
Novel first-order and second-order current-mode filters using multiple-output operational transconductance amplifiers
Circuits, Systems, and Signal Processing
2010-05-21Paper
Reverse converters for a new moduli set \(\{2^{2n} - 1, 2^{n}, 2^{2n} + 1\}\)
Circuits, Systems, and Signal Processing
2007-09-03Paper
Fast algorithms for implemention of Montgomery's modular multiplication technique
Circuits, Systems, and Signal Processing
2005-04-05Paper
scientific article; zbMATH DE number 1981030 (Why is no real title available?)2003-09-15Paper
Comments on ``The digit parallel method for fast RNS to weighted number system conversion for specific moduli \((2^k -1, 2^k, 2^k +1)\)
IEEE Transactions on Circuits and Systems. II: Analog and Digital Signal Processing
2001-12-02Paper
Comments on ``Residue-to-binary converters based on new Chinese remainder theorems.
IEEE Transactions on Circuits and Systems. II: Analog and Digital Signal Processing
2001-12-02Paper
Fast VLSI architectures using nonredundant multibit recoding for computing AY mod N
IEE Proceedings - Circuits, Devices and Systems
2000-07-06Paper


Research outcomes over time


This page was built for person: P. V. Ananda Mohan