Pseudo-Boolean Logic Circuits

DOI10.1109/TC.1986.1676801MaRDI QIDQ3716973zbMATH OpenOpenAlexFDO

Authors John P. Hayes

Publication date 1986

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/tc.1986.1676801

zbMATH Keywords

VLSI designdigital simulationpseudo-Boolean algebralogic designMOS circuitsswitch-level simulation

Mathematics Subject Classification ID

Recommendations

• scientific article; zbMATH DE number 1848368
• scientific article; zbMATH DE number 4045666
• Boolean process
• scientific article; zbMATH DE number 194888
• Generalized polynomial forms of Boolean functions and design of multioutput logic circuits

Cited in

(7)

• Separating OR, SUM, and XOR circuits
• Interference-based logic gates
• A Janus Logic Gate with Sensing Function
• Łukasiewicz and His Followers in Many-Valued Logic
• Symbolic constraint handling through unification in finite algebras
• On a class of pseudo-logarithmic amplifiers suitable for use with digitally switched resistors
• scientific article; zbMATH DE number 4045666 (Why is no real title available?)

This page was built for publication: Pseudo-Boolean Logic Circuits

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3716973)