A parallel Viterbi decoder for block cyclic and convolution codes

DOI10.1016/J.SIGPRO.2005.05.016zbMATH Open1163.94378OpenAlexW2153472456MaRDI QIDQ1027209FDOQ1027209

Authors: J. S. Reeve, K. Amarasinghe 

Publication date: 1 July 2009

Published in: Signal Processing (Search for Journal in Brave)

Full work available at URL: https://eprints.soton.ac.uk/262273/1/paper1181.pdf

Recommendations

• A parallel Viterbi decoding algorithm
• Systolic array processing of the Viterbi algorithm
• scientific article; zbMATH DE number 48258
• scientific article; zbMATH DE number 1284126
• Efficient computing methods for parallel processing: An implementation of the Viterbi algorithm

zbMATH Keywords

BCH codesparallel algorithmsfield programmable gate arrayViterbi decoding

Mathematics Subject Classification ID

Signal theory (characterization, reconstruction, filtering, etc.) (94A12)

Cited In (9)

• Viterbi decoding of the \((63,57)\) Hamming code -- implementation and performance results
• Systolic array processing of the Viterbi algorithm
• Iterative decoding of parallel concatenated block codes and coset based MAP decoding algorithm for F24 code
• Title not available (Why is that?)
• State diagram connectivity and its effects on the decoding of shift-register-based codes
• Interleaved convolutional code and its Viterbi decoder architecture
• A parallel Viterbi decoding algorithm
• Efficient computing methods for parallel processing: An implementation of the Viterbi algorithm
• An efficient parallel algorithm for list Viterbi decoding

This page was built for publication: A parallel Viterbi decoder for block cyclic and convolution codes

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1027209)