A logic-topological calculus for the construction of integrated circuits. I

MaRDI QIDQ1088971zbMATH OpenFDO

Authors Günter Hotz, Bernd Becker, Reiner Kolla, Paul Molitor

Publication date 1986

Published in Informatik. Forschung und Entwicklung (Search for Journal in Brave)

zbMATH Keywords

routinglayoutVLSI designplacementrecursion schemesautomatic design of VLSI circuitscalculus of netslogic designlogical-topological design

Mathematics Subject Classification ID

Applications of graph theory to circuits and networks (94C15) Applications of design theory to circuits and networks (94C30)

Recommendations

• scientific article; zbMATH DE number 4051519
• scientific article; zbMATH DE number 3858396
• Publication:3030255
• A theory for the derivation of combination C-mos circuit designs
• scientific article; zbMATH DE number 3990911

Cited in

(10)

• An easily testable optimal-time VLSI-multiplier
• A geometric construction model
• Description and reasoning of VLSI circuit in temporal logic
• scientific article; zbMATH DE number 3869221 (Why is no real title available?)
• AUNT: A Universal netlist translator
• scientific article; zbMATH DE number 4018390 (Why is no real title available?)
• scientific article; zbMATH DE number 3990911 (Why is no real title available?)
• scientific article; zbMATH DE number 4135870 (Why is no real title available?)
• Circuit integration through lattice hyperterms
• scientific article; zbMATH DE number 4051519 (Why is no real title available?)

This page was built for publication: A logic-topological calculus for the construction of integrated circuits. I

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1088971)