River routing in VLSI

From MaRDI portal
(Redirected from River routing in VLSI)





The main result of this well written and interesting paper is an O(n) time algorithm for the optimum offset problem in single-layer river routing. The result is achieved using a halving technique which is claimed to be new, but is merely a variant of the old divide-and-conquer paradigm. Algorithms for the minimum area, minimum longest wire length and minimum total wire length problems are also given that take \(O(n^ 2)\) time.











This page was built for publication: River routing in VLSI

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1102106)