The instruction systolic array and its relation to other models of parallel computers

DOI10.1016/0167-8191(88)90095-6zbMATH Open0647.68028OpenAlexW2076937510MaRDI QIDQ1104742FDOQ1104742

Authors: Manfred Kunde, Hans-Werner Lang, Manfred Schimmler, Hartmut Schmeck, Heiko Schröder 

Publication date: 1988

Published in: Parallel Computing (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1016/0167-8191(88)90095-6

Recommendations

• scientific article; zbMATH DE number 4056985
• Parallel merging on the instruction systolic array
• scientific article; zbMATH DE number 4094821
• Array processing machines: an abstract model
• scientific article; zbMATH DE number 4060727

zbMATH Keywords

SIMDVLSI architectureinstruction systolic arrayMIMDmesh-connected arraysmodels of parallel computers

Mathematics Subject Classification ID

Cellular automata (computational aspects) (68Q80) Theory of software (68N99) Theory of operating systems (68N25)

Cited In (6)

• Typing the ISA to cluster the processor
• Title not available (Why is that?)
• Title not available (Why is that?)
• A bit-serial floating-point unit for a massively parallel system on a chip
• Title not available (Why is that?)
• Parallel merging on the instruction systolic array

This page was built for publication: The instruction systolic array and its relation to other models of parallel computers

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1104742)